This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

(III) BICHHA (JP)

灬公開特許公報 👝

(1)()中片上海公外名号

特開平8-125066 (())公成日 年成2年 (1996) 5月17日

Ottor O. *

互利起用 厅内复星显奇

FI

双的表示数据

X011 23/12

11/11

A 6921-45

HOIL 23/12

智慧技术 系数法 指示项的数4 FD (全7页)

けり出出を与

MM#6-284536

(11)比重日

平成6年(1994)10月26日

(71)出版人 000002897

大多年的副務或金姓

医双征感性医术安加克阿一丁自 1 章 1 号

(72) 兄弟者 八木 省

医宗世斯维区市省此至的一丁音 1 書 1 号

大日本印刷器式会社内

(72)兒祭者 鼻部 建基

京京都新疆区市省在10万十万日1815年15

大日本即制的区会社内


(74)代管人 穿笔士 小宫 炸员


(54) 【兄弟のもは】推辞対止型中部な以他とそれに思いられるリードフレーム。及び推荐対止型年間な关键の製造方法

(51) (夏約)

【目的】 「芝なら新政計止型半端は名信の本集性化、本 製蔵化が求められている中、丰富な象型パッケージッイ ズにおけるテップの古家町を上げ、非選件収穫の小型化 に対応させ、共時に従来のTSOP等の小型パッケージ に智能であった夏なる多ピン化を実表した世間別止置中 器放弃程を提供する.

【紙成】、中国放棄子の菓子製の製に、中国放棄子の種 子と電気的に可能するための内部成子部と、中枢を気子 の理学側の超へ区交して外部へと向く外部登場への指摘 のための外部組予部と、森民内部総予部と外部総予部と モモ記する技蔵リード部とモー体とした以来のリード部 とも、絶象推荐材度を介して、確定して及りており、点 つ。即降基底中への実施のための年田からなる外部電信 そ前記技業の各リードの方式電子器に連絡をせ、少なく とも数記を密からなう方式などの一部に名称字より方式 に異出させて及けている。





(以下けるのと世)

。 (は京集1) - 半米は生子の石子外の正に - 半4は生子 の選子とな気的には終すさたのの内閣ステ針と、本書は 菓子の菓子町の正へ道文してためへと向くた長回其への 住民のための外部電子部と、東記内部電子製と九世電子 越とを連絡するは尽り一ド底とも一体としたリード値も 推察者。絶縁な学校層を介して、此なしてなけており、 · 直つ。回暦番城寺への大名のためり半年からなる方部章 概を利応は女のをリードの力とは子思に連ねさせ、少な 。 くとも約記年色からなる方式を使の一度に年度配より方。(C) 方面世子製匠に半色からなる方面発揮も月製する工作。 おに届出させてほけていることも外元とてる東部川止草 电温度发展。

【建太理2】 ・ は太原1において、半端弁束子の以子は 半温はま子の以子匠の一九の辺の以中心以前上にそって 配置されており、リードがはななのは子を及びように対 南し舟記一対の辺にないちけられていることを共産と下 多份得到止型单级成员医.

【雑珠様3】 年日はま子の草子と電気的に口食するた めの内部双子部と、か思厄耳と住民するためのが針双子 節と、 航空内型電子部と外面電子部とも直径する作品リー10 一ド邸とを一体とし、は外民な子似を、頂式リード型を 介して、リードフレーム面からは交下ろっ方向側に変出 をせ、対向し先は妖円士で遅は歩そ介しては見する一片 り内部総子包を攻撃なけており、立つ、されば選子量の 不断で、 ほぶリード郎と言なし、一年として全年を在降 rる外に包を設けていることをM 正とするリードフレー

【四次項4】 本道は気子の肩子釣の節に、本道は食子 1 第子と写気的に基緒するための内を理子群と、平はは 子の祖子側の面へを交してかあへと向く外部回答への 10 統のための外包以下部と、北北内部は子型と外部電子 とも基格するほぼリードがとモールとした方面のリー 鮮とを、心味性寒れ度を介して、色楽してなけてお . 且つ。但知る妊娠への支衣のためのキ田からなるガ 電話を収定技数のもリードの力量以子供に連絡をせ、 なくとも約記半田からなる外部を延り一郎は智慧部と 外部に高出させて及けている智慧対正型平温を基礎の を万能であって、少なくとも、(A)エッテングDI で、単帯体数子の電子と電気的に応募するための内容 予禁と、外部団第と技蔵するための外部菓子店と、R (8) 7.節競子部と外部は平野とも連邦下ら世紀リード部と 一体とし、双外製造予度を、移成リードをモカして、 - ドフレーム面から歴史する一方色的に食出させ、ガ - 元朝部政士で選絡値モ介して世紀する一川の内閣基 「毛花丘だけており、且つ、もれ製造子配の方象で、 !リード蘇と遅起し、一年として2年を年刊でも方の 及けているリードフレームを存むする工程。(B) (リードフレームの外製電子を終てない面(書画)に :材を設け、打ち以を金型により、対応する内閣電子

けられた地林八くそのちはず、 ツートフレームのじもは かれた武分が平台はまずの第三部にくらようにして、丸 経度量はもかして、リートフレーム全にをこるはまさべ 反じてろぶせ、 (C) ツードフレームの丸の果も名し不 星の配分を行ちはできかによりのが終去する工程。 (D) 年基体禁予の電子配と、切断されて、そのはまデ へ厚慰された内閣は子説の元雄武ともワイナボンディン グしたほに、形理によりた区域子制度のみも万区に耳出 コヴァタはそ月止する工程。(E) 応見方形に収出した

とそろしことを中国とても呼び付出版をよびは使のだる 万压.

(見明の打量な反映)

100011

【産業上の利用分針】本民歌は、半点なま子を存むする 御庭針止数の単点な象徴(プラステックパッケージ)に 終し、時に、実験を皮を向上をせ、点つ、多ピン化に対 応できらず3月以前とその口は万度に成てら、 100021

【従来の任義】近年、平謀其权益は、承其権化、小型化 住所の進歩と電子無針の本性軟化と見得足小化の傾向 (角反) から、LSIのASICに代表でれるように、 ま丁ま丁本書化化、本世氏化になってきている。これに はい。リードフレームモ無いた対比型の4年4年22ブラ ステックパッケージにおいても、その年兄のトレンド M. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat Pグァケトませ)のような世間実装型のパッケージモ ACT. TSOP (Tin Small Outline Package) のは見による卍女化モ王4としたパ ッケージの小型化へ、さらにはパッケージ内閣の3 4元 化によるテップな的効果肉上を含めとしたLOC(Le ad On Chip) の鉄造へと建成してでた。しか し、御祭封止型単端株割団パッケージには、京業技化、 黒着舞化とともに、 質に一度の多ピン化、育型化、小型 化が求めらており、上記書乗のパッケージにおいてもチ ップ外無部分のリードの引き回しがあるため、パッテー ジの小製化に離界が見えてきた。また、TSOP8の小 タパッケージにおいては、リードの引き回し、ピンピッ テから多ピン化に対しても遅れが見えてせた。 (0003)

【鬼味が常改しようとする無難】 上記のように、美なる 推摩封止型平温を基度の高泉はた、平徳県たかぶのられ ており、釈迦対止型年級体営産パッケージの一度の多ピ ン化、臭質化、小型化が求められている。ま見味は、こ のような状況のもと、中選件意思パッケージサイズにお けるテップのる女子を上げ、中温は豆豆の小型化にお応 させ、田等高をへの文皇高在を北城ででも、おう、田林 士を在来する基地型とは正理型に対応する位置には、39、申请用単位を投票しようとするものである。また、原理 当ばへの実施を吹き向上させることができる言なり止力

. ..

になめので S O P 写の小型パッケージに密発であった更 なる多ピン化も実界しようとするものである。 100041

1

-- . .

[は越モ屋のするための手段] ま見見の配数対止数する 体基度は、 年曜は京子の位子側の節に、 年頃は京子の最 子と写気的に結論するための内質差子割と、早後は意子 の双子的の面へ征欠してガジへと向くガガ巨背への推定 のための外部被子型と、原記内部電子間と外部電子駅と モ運発する技成リード部とモー体とした江東のリード部 つ。但製品は有への食なのためのキ田からなられまる底 その見万女のもリードの力を基子がに基準でせ、少なく とも氏記を田からなる力能を長の一部は製算をより力能 に異出させて立けていることを発力とするものである。 南、上記において、内部電子貫と外部電子製とモーなと したな象のリード部の配列を中枢は皇子の総子創版上に 二次元的に配列し、力料党基邦モキ出ポールにて足成す SCEELDBCA (Ball Cric Arra y) タイプの推辞外止数半端は基準とすることもでき **3.**

【0005】そして、上記において、半年はま子の菓子 は中語体は子の親子節の一対の辺の耳中心を禁上にそっ て配位されており、リード祭は営业の菓子を挟ひように 対用しR尼一州の辺に沿い位けられていることを共産と するものである。また、本党時のリードフレームは、訳 羅封止安半級体队を用のリードフレームであって、平は 体裏子の菓子と電気的に結合するための内部産子群と、 外部団斧とほぼするための外部電子部と、京記内部電子 部と外部基子部とモゼは下うは取り一ド目とモー体と し、以お似境子等も、は取り一ド部を介して、リードフ 30 レーム部から観交下を一方向側に交出させ、対向し気理・ 製剤士で連絡部を介して技技する一分の内閣は子部を及 私益けており、 息つ、 も外部電子部の外側で、注意リー ド部と連絡し、一年として全井を保持する方の部を設け ていることを弁理とするものである。点、上足リードフ レームにおいて、内部電子部と力を電子部とそれを重ね する技蔵リード事とモー体とした組みを収象リードフレ ーム器に二次元的に配列するしておぼすることによりB CA (Ball Crid Array) 947088 耐止数年端作品を集のリードフレームとすることもでき 18

【0006】本党県の旅設対止資本資本収度の製造方法 は、中部作業子の電子側の間に、中部は菓子の電子とな 気的に無論するための内部総子部と、年年は京子の総子 祭の省へ区交してお参へと向くお参加されの日式のため の外部位子供と、以記内は位子等と外部位子供とモ盗体 する後属リード包とモールとした発量のリード部とモ、 絶悪独君村居を介して、日本して記けており、及つ、後 第基度等への支生のための4日からなる外部を至そ収之 複数の各リードの力型は千年に対なさせ、ルハノトナル・・・

足を色からなる方質で低の一葉に変容器ようであった。 させて低けている新春日は登まるの来るの料え方はでき うて、少なくとも、(A)ニッチングなまにで、三番 u ま子の本子と名気的に目はてうための内部電子 はと、方 原因其と用戌ずらたのの九畝君子はと、 和父内部故子郎 とかれは子供とを選れてる方だりード記とを一年とし、 なお鮮森子郎を、草及りード以を介して、 リードフレー ム配から正文する一方向的に兵士させ、 月回し 元歳献局 主て書稿祭を介しては戻する一月の内景双子 釘を花葉器 とを、絶縁はなな層を介して、医療して口げており、且 10 けており、且つ、もれば最子性の方動で、移然リート部 と連ねし、一年として全年を成れてられただも思りてい ろりードフレームモ作をする工管。(B) お兄りードフ レームの力量基子を例でない面(変数)に必要なを収 け、打ち位を変更により、対向する内部ル子領域士を攻 数する連及部と以連以前に対応する位置に設けられた地 一方とも月ちはま、リードフシームの月ちはかれた部分 が申請は基子の菓子並にくるようにして、数之が挙げる 介して、リードフレーム全体を平温はま子へ反数する工 煌。(C)リードフレームの力を貫を含む不复の似分を 打ち在で全型により切断対益する工程。(D) 平端体系 子の電子供と、切断されて、キ塩はま子へは私された内 延載子型の先章感とモワイヤボンデイングした後に、 何 ほによりが最終子言をのみそれ葉に意出させて全年を封 止する工程。(E) 教記がおに貫出した外部電子配置に 宇宙からなうが悪鬼悪モが撃する工程。 とそさ ひことそ 特殊とするものである。

[00071

【作用】本尺明の智森対止気を選弁書位は、上記のよう な状成にすることにより、半常体収度パッケージサイズ におけるテップの占を早も上げ、中華は製造の小型化に 対応できるものとしている。 かち、半年月又在の田井基 底への食息を住を低減し、田海高質への食品を皮の向上 を可能としている。かしくは、内部電子器、外部電子器 とそ一件としたな数のリード目も本典な女子間に必要性 らっつせがして自定し、 お兄が言語子部に半日からなる 外部電腦部を運动させていることより、名誉の小型化モ 量成している。そして、上記の書からなる外部電視器 を、中華食業予節に以平方なるで二大元的に配択するこ とにより、甲基世間間の多ピン化を可能としている。 本 日からなる力量を基盤をキロボールとし、二次元的には の森電響を配換した場合にはBGAタイプとなり。 F 確保機関の多ピン化にも対応できる。また、上記におい で、中国体系子の電子が申请はま子の電子部の一分の辺 の時中心部界上にそって記憶され、リード部は複数の単 子を挟むように対向しれ記し対の辺に沿い放けられてお り、蘇卑な鉄道とし、金倉性に渡した鉄道としている。 本党男のリードフレームは、上尺のような異点に てろこ とにより、上記状質料止型単数有量度の製造も可能とす ろものであろが、過まのリードフレームと興度のエッチ

とがてもら、二月四の世界戸に至するに3年の本化大臣 は、上元リードフレームも思いて、リートフレームの力 意以子名のでない色(名色)に足及りを広げ、打ちはま 重要により、万向する内部は千起南土モル及する諸是最 と記述品配に対応する位置に置けられた地質材とそれら はき、リードフレームの月ちはかれた部分が末温は菓子 の菓子紙にくろようにして、町花彦華科モ介して、リー ドフレーム全はモキ正は五子へなれし、リードフレーム の外や肌を含む不多の足分を打ちはそまだにより切断的 うモラロエボルスは上に行とした。 ビ兄妹の、エスは果 長の小型化が可能な、且つ、多ピン化が可能な無理目止 型半温に芸匠の作品を可及としている。

[0008]

【実施例】本党執の被認到止型平確保基度の実施例を以 下、回にそって説明する。回1(3)は本葉変数数な計 止型キュロス型の制度数はGであり、BD(b)に質量 の森は窓である。図1中、100に原設打止量を3年以 度。101は中では年子、102はリード点、102A リード部、101Aに双子房(パッド料)、103ほつ イナ、104は地径は常村、105に密度型、106は 半田(ペースト)からなるのな言葉である。 主宮延州岩 育野止型半端体盤症は、ほ蛇丁るリードフレームを用い たもので、内部除于部102人、力部は子部1028モ 一体とした七年型のリード部102モ多数年間は菓子1 0.1上に地球性要材104を介して厚底し、息つ、力量 数子割102日先にサ田からなるの概念概を心理群10 5 より丸 貫へ突出させて立けた。パッケージを住が幕を 選集学院の節性に特定する配理灯止製を選作品できる。 り。回路基底へ店就される点には、半田(ペースト)を **応称、単化して、力型電子系1028が力率を発と電気** 的比较灰之れる。本文范内积取引止发中毒并且是过,因 1 (b) に示すように、#84ま子101の粒子製 (// ッド部)101人は牛客は京子の中心はしはぞろれ向し て2日づつ。中心無しにおって配包をれており、リード 第102も、内部電子部102人が収記電子部(パッド 益) になった位置に半層を表子101の節の方列に中心 なを飲み対向するように配載されている。 刃が起子が) ○28は内部電子包102人から技Rリード部102C (0 ドフレームを採う00の概要に感覚性のレジスト301 を介して制力で反応し、ほぼ半常体を子の飮忌をでに讃 - た位置で中級化工子面に区欠する方向に、 び取りード 1020がレギに色がり、カ系は子思1028は七の先 #に位置し、半端年息子の臣に平行な臣万円で一よえめ :配列をしている。かち、中心者しそ状みで丸のかお音 ¹器102日の配列を扱けている。そして、8カビ以子 3に連絡させ、平田(ペースト)からなるの式を低10 ・そ朝政部105よりがおにお出させて及けている。 3. 純純技権材 1 0 4 としては、 1 0 0 ± m かのボリイ

•

と言いて思いたが、他には、シリコンズはボリイミ ドリ TAlils (日本ペークライト株式会社) や単原化型 所有见HC52C0(巴州荒延民民会社日数)本がが建 げられる。上花実花のでは、 平田ペーストからなるの 砂 文柱であるが、 この部分は本田ボールに代えてしまい。 点。本天見の複雑対止気を減作る点は、上足のように、 パッケージ配在が以平延年8年の正体に発音する。心は 的に小変化でれたパッケージであるが、食み方向につい ても、私1、 ののの年以下にすることができ、 展案も向 去すうことにより、内部之子と方式母子モーはとしたは、10 Mに達成できるものである。本実現界においては方配名 音楽も、4点弁妻子の電子器(パッド官)に知いる内に 尼丹したが、本選体女子の菓子の位在モニ太元的に配成 し、天然後千郎と外部は千貫との一体となった見みを注 12、平道は京子のロ子を制に二次元的に紀共して存在す らことにより、 本盛女皇子の、一章の多ピン化に十分ガ ETES.

【0009】 広いで、本見明のリードフレームの玄奘師 モボげ、日にもとづいて広帆する。 本実場的リードフレ 一上は、上尺矢筋兵を減れ名はに用いられたものであ は内型は千年。1028に方式は千耳、102Cに反抗(10) ち。G2に支援利リードフレームの平面配を示すしの で、回2中、200はリードフレーム、201に内部は 子名。20212万部第子部、20312位款リード部、2 0.4は足以野、2.0.5 ほのたまである。リードフレーム は428点(Ni42%のFc8点)からなり、リード フレームのなさは、穴部位千貫のある程穴形でり、 0.5 mm、外質様子質のある原典部でり、 2 mmである。内 部級子部の対向する先継部員士を選続する連結部205 も幕内 (0, 0.5 mmな) に形成されており、伏述する 本華弁以近もか知する誰の打ちはき金叉にて打ちはきし 裏い鉄路となっている。本実写例では外部電子側202 は九状であるが、これに産業はされない。また、リード フレームタ材として42合乗を思いたがこれに発定され ない。以来をまても良い。

[0010] 水に、上記宮幕内リードブレームの製造方 及を聞を思いて尽量に放明する。 即4は本実是的リード フレームを製造した工程を示したものである。えず、4 28金 (N | 42%のアセ8金) からなる。原を0. 2 mmのリードフレーム部付300モ印度し、低の家都モ 取録年を行い兵く成件的単した(申え(4)) 後、リー を全事し、収益した。 (数3 (b))。

よいで、リードフレーム 無 は 3 0 0 の 無屈から所定のパ ナーン草を用いてレジストの原足の武分のみに貫光を行 った後、秋日乾草し、レジストパターン301人モお式 した。 (四3 (c))

典レジストとでしばま文応化を式会社部のネガ監査状レ ジスト (PNERレジスト) も世界した。 ないで、レジ ストパターン301人を耐寒量せ無として、57°C、 ド系の熱可型性がを取出M 1 2 2 C (B立化成長区を io 料300の資産からスプレイエッチングして、わわかは

の本面区が包でに示されるリットフレームを印むした。 (BJ (c)) . E2 (b) OB, E2GA1-A2E おける必要なである。このは、レジストを水皿したほど 氏序処理を見したは、 原定の世界(内部は子針分を含む 様似) のみにまメッキを見を行った。 (図3 (e)) 尚、上記リードフレームの旨造工技においては、図 2 (b) に示すように、厚た部と及れ部もお成するため、 ガ配両下形成変数からのエッチング (成社) を多く行 い、反対症的からは少なのにエッチング (食品) モ行っ た。また、セメッキに代え、様メッキャパラジウムメッ - 10 -キでも長い。上記のリードフレームの創造方法は、1ヶ の牛はは久まをは似てっために必要なリードフレーム! **グの製造方はであるが、過去は生食性の膨から、リード** フレーム無以もエッテングのエTも株、都2に米十リー ドフレームを確复意思付けした状態で作製し、上足の工 姓を持う。この場合は、四2に元十分於据205の一郎 に連邦する仲以(都示していない) モリードフレームの 方衡に立けて延付けせなとする。

【0011】本に、上足のようにして作者されたリード フレームを思いた。本見朝の常度対止型中温は8度の数(10) 数字実は8度の成果を可能としたものである。 遠方はの実足所を際にそって以外する。 図4は、よ実施 武器路封止型牛連体禁盗の製造工程を示すものである。 思うに示すようにしてか包されたリードフレーム400 の外部電子部402形式部(点面)と対向する裏面に、 ポリイミド系無理化型の発量性学科(テープ)401 (日立化成株式会社型、HM]22C) E. 400° C. 6 Kg/m' で1. 0 か奈丘をして貼りつけた (図 4(4))。この状態の平差型を容らに示す。この世代 ちはき会型405A。4058にて(四4(b))。 31 南する内部准子部の元章部を認めてる建設は403と、 10 その部分の絶縁無単は(テープ)401とモガちはい た。 (四イ(c))

大いで、方わりちほどお上び庄を京之堂406A、40 るちを用い、ガルダ404をさむ不変の部分を切り起す (節4(d))と共同に、絶縁性を以404を介して年 将体系中407上にリード郎408の忠圧をモバった。 (数4 (e))

何。この昔4(d)に示す。 はほりードと年暮してリー ドフレーム土体を工人でいるのださとり4を含む不当の 部分を切り回しは、食力対比したほに行っても良い。こ 10 の場合には、近年の草厚リードフレームを思いたQFP パッケージ券のようにデムパー (B示していない) モゴ けると思い。リード料410モキ品を菓子4)1へ反反 した後、クイヤーチしょにより、キの体気子のオテ(パ TH) 411ACU-FE4100MIRT410AC を電気的に延昇した。(包4(1)) その後、不定の会型を用い、エポキシネの管理415で リード個410の万年は子郎4108のみそ点比をせ て、全井を打止した。(四4(g)) ここでは、異点の主型(尿系していない)を思いたが、

死之の面(弁部32千年)も良しかなり立てされば、モデ しも色質は必要としない。次いで、異性されている方式 ロ子郎410B上に半田ペーストモスクリーン印制によ り生布し、半田(ペースト)からなるの気温塩も16を 作目し、本見間の展別月入止型半点作品度を作品した。 (B4 (h))

母。年田からなる方郎交塔も16の作者は、スクリーン 印料に確定されるものではなく、リフローまたにポッチ イングあでも、色質表皮と半温は含まとの皮膚に七葉な 泉の年田が持られれば良い。

100121

【発明の記集】本見朝は、上記のように、支払ら約22分 止型申請は数据の高無限化、高無能化が求められる状況 のもと、平温弁禁量パッケージサイズにおけるテップの 古英郎を上げ、中級教芸者の小型化に対応をせ、国発基 紙への文な節なも最終できる。から、田野高紙への文献 芒反を向上させることができる油の基度の技術を可能と したものであり、広崎に女良のTSOP年の小型パッケ ージに個耳であった更なる多ピン化も実現した訳作財止

【四面の祭年な故郷】

【節1】実際病の複数別入型生活体を使の根据が衝回及 び夏鮮地以口

【日 2】 大馬何のリードフレームの平面田

【ロ3】天気外のリードフレームの製造工芸芸


【昭4】実施列の製器対止型キ媒体製品の製造工製品


【図5】 実験例のリードフレームに絶政法を材を貼りつ けた状態の平面図

[## 02#]

The second second	•
0 100	机器到下面非常体数器
101	. 华基件果子
101A	唯子部(パッド部)
102	リード無
102A	- 内状成子器
1 0 2 B	外部和中部
102C	かポリード部
103	714
104	格里双电杆
105	. MAR
106	半田(ベースト)からなる方針
写摄	
200	リードフレーム
2 0 1	外部推干部
202	力 郭琨子 部
203	作状リードロ
204	混印 原
2 0 5	5 6 8
300	リードフレーム まれ
3 0 1	レジスト

* ****





Japanese Patent Laid-Open Publication No. Heisei 8-125066

[TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame

5 Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

[CLAIMS]

20

- A resin encapsulated semiconductor device
 comprising:
 - a semiconductor chip;
 - a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
 adhesive interposed between the semiconductor chip and the
 leads, each of the leads including integral portions, that
 is, an inner terminal portion adapted to be electrically
 connected to an associated one of terminals of the
 semiconductor chip, an outer terminal portion extending
 outwardly in a direction orthogonal to the terminal-end
 surface of the semiconductor chip and adapted to be
 connected to an external circuit, and a connecting lead
 portion adapted to connect the inner and outer terminal
 portions to each other; and
- outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

- 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.
- 3. A lead frame comprising:

- a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

5

10

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15
4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

20

25

er lighte has an area as as as as as

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner . lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

- (9) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the schriconductor whip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5

10

15

[DETAILED DESCRIPTION OF THE INVENTION] [FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surfacemounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number pins, thickness, and miniaturization of encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a . limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

:

10

5

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT NATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin The above semiconductor device can be encapsulate. embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a twodimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

20

25

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end 15 surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

10

15

20

25

State of State of the

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

25

The Contraction

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

. ..

[FUNCTIONS]

5

10

15

25

·

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor 20 chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. The lead frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

. 20

15

20

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the Thus, a plurality of leads each cut-off portions. including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of semiconductor devices. In accordance with the present invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

(EMBODIMENTS)

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and the reference numeral 100 oenotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin emcapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating-adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. electrode 106 is outwardly protruded from a resin encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

5

- 10

15

20

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminalportion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

above, the resin encapsulated mentioned As semiconductor device according to the illustrated embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions," and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

10

15

20

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copperbased alloy may be used.

5

10

15

20

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase 25 resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

5

10

15

20

25

e distributed against the second of the seco

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above. the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an ambodiment of the present invention will be described. Fig. 4 illustrates the fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m^2 for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

8-145000

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

5

10

15

20

••••

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

5

The State of the S